ABSTRACT
INTRODUCTION
With increasing demand of low-power portable LCD panel there was hard-core research to develop it as with the low-power means we have to decrease the static loss of the component or the blocks used in the driving scheme of the LCD panel, the driving scheme of LCD panel is shown in figure 1 , which consists of source driver circuits (column driver), gate driver circuits(row driver), the reference voltages, timing controller's, gamma correction circuits, column driver is used to drive a pixel with required colored information and row driver used to refresh a pixel which required refreshing rate. [1, 2] The column driver as shown in fig.2 contains input registers, shift registers, level shifters, digital to analog converter and buffer amplifiers. The column driver which is important to achieve the high resolution, high-speed, and low power dissipation among these output buffers is the key to determine the speed, resolution, and power consumption each pixel is derived by a buffer amplifier which is either positive polarity or negative polarity to drive the alternate pixel. There are four driving schemes for LCD panels these are row inversion, column inversion, frame inversion and dot inversion method, dot inversion method is best to drive a particular pixel to remove cross talk figure.4 shows its driving scheme adjacent pixel is driven by either a positive polarity buffer or by negative polarity buffer with due respect to common voltage, this will improve the lifetime of the liquid crystal. [3] , [4] , [5] .The figure.4 shows a driving method of column driver to drive a pixel each adjacent pixels are driven by positive and negative polarity buffer [8] [9] [10] [11] .
In proposed buffer amplifier a single buffer which contain NMOS & PMOS differential pair, PMOS buffer has large discharge capability and NMOS has large charge capability are used to drive the adjacent pixel to follow the dot inversion technique. A floating output stage is used to control the biasing current of output stage using aspect ratio of MOS used in output stage.
FREQUENCY ANALYSIS OF TWO STAGE BUFFER
To drive high capacitive and resistive load of the pixel a class AB output stage is best suited for the column driver line. For low offset voltage we need high open loop gain of buffer amplifier, two-stage amplifier are generally used to drive the pixel, amplifier requires compensation capacitor for the stability as the phase margin of the operation amplifier depend upon the compensation capacitor, the slew rate is also depends on compensation capacitor. As some buffers adopt output node to get the stability without using Miller capacitance, some uses charge 12 conservation technique to reduce the dynamic power loss without Miller capacitance. These buffer suffers from charge storage problem as during scanning off time of row driver's the columns lines are for a small duration of time is isolated from the pixels to refresh formation at buffer quickly, so we need a capacitor which is fulfilled by compensation capacitor so those buffers which are without compensation capacitors have a problem that they can't refresh there information within the refresh time. As the proposed buffer has two-stage with the Miller capacitor for the compensation is used in design. The figures.5 shows the equivalent circuit of two stage operational amplifier with output load resistance and capacitance. The transfer function of the amplifier is calculated using current equation:-using current equation at input node:
using current equation at output node:
Put value of ܸ ଵ from equation 1 to equation 2 we get,
As from equation 3 it show 3rd order transfer function
to solve the 3rd order transfer function using dominant pole concept, the characteristic equation is written as:
taking 3rd pole very far away from unity gain bandwidth so it does not affect the phase margin so ߱ ଶ will compensate for ߱ ଷ so the transfer function act like 2nd order transfer function,
Phase margin of the amplifier is as:
as ω=GBW(taken this as a frequency range)
as ‫ܣ‬ ௗ is very higher value so ‫݊ܽݐ‬ ିଵ ሺ‫ܣ‬ ௗ ሻ=90 
PROPOSED BUFFER AMPLIFIER WITH DYNAMIC FLOATING
To reduce the static power loss we combined N-type and P-type differential pair with dynamic floating concept to reduce the current flowing at the output stage, two floating bias current ln1 and ln2 are used to charge and discharge the output node in combination with lb1 and lb2, during transition phase from low to high Mp-bias will provide extra current to charge the capacitive load and during high to low Mn-bias will sink the extra current to discharge the capacitive load quickly this is the methodology for which we quickly charge and discharge the output load without increasing the static current that flows through the complementary common source amplifier M01 and M02. The two output are isolated by the combination of 6 transistors as shown in the figure.7 Mn-bias, Mn-bias,MDN1, MDN2, MDP1 and MDP2 for same rising and falling time ln1=ln2,lb1=lb2
The schematic of the proposed buffer is shown in the figure. 8,M1-M5 shows NMOS differential pair,M6-M10 shows PMOS differential pair,C1-C4 shows miller capacitance, the biasing current of NMOS and PMOS pair is Ib as M01 and M02 are mirrored from M5 and M10 which is Ib/2 current that will flow, as seen the output stage biased by dynamic floating and 2 single-stage differential pair, the circuit will suffer from output DC offset voltage which is removed by proper sizing as
To design operational amplifier for LCD the following requirement should meet according to number of bits or resolution of DAC used in LCD panel [23] ,The open loop gain will be estimated as 
EXPERIMENTAL RESULT
The proposed buffer amplifier is fabricated using a 180nm CMOS technology. The chip area occupied by the buffer is 30×72 µ݉ ଶ , fig 9 shows the output with 50kz input square wave with load capacitance of 30pF and 30kΩ resistance, fig 10 shows triangular response of proposed buffer, the slew rate obtained is 4.8v/µs with setting time of 4.5 µs and 4.2 µs for up and down stream of square wave, the biasing current per channel is 5µA. And power consumed by buffer is 72 µw. The simulation results using transient and AC analysis is shown in figure from 9 to15 using cadence spectre simulation tool.
CONCLUSION
This paper represents a low power buffer amplifier, with low quiescent current with the dynamic floating output node we adjust the output bias current without changing the input differential pair biasing current configuration, according to load capacitance the output current will be varied with the help of floating bias current network. The use-fullness of such type of buffer is, it work as positive and negative type buffer without any switched capacitor network which is used to toggle the differential amplifier in between positive and negative buffer. 
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